myavuzer@sutcase.case.syr.edu ( Mehmet Yavuzer) (05/04/89)
I am looking for a good Prolog algorithm for placement of logic gates in vertical order where the objective is to minimize number of wire intersections between adjacent levels of gates. This algorithm is intended to be used with a schematic layout generator for networks of logic gates.