[comp.lsi] "4 phase clocks"

vishin@helios.cs.duke.edu (Sanjay Vishin) (02/25/89)

 What are the reasons which would make a designer opt for a
 4 phase clocking scheme, rather than a 2 phase(solid, safe) one ?

 Some of the reasons I can think of are 4 phase precharged PLA's
 (so if you have a lot of PLA's in your design maybe), or in a
 2/3 bus microcoded processor with pipes (to ease the design of
 the micro-cycles(?)), or a pipelined processor (RISC -2 uses 4 phase clocks),
 Processors with dynamic control logic (The Bellmac processor uses
 domino gates in its control/data (?)).


 Vishin.



 vishin@simon.mcnc.org
 vishin@cs.duke.edu
 {decvax|allegra}!mcnc!duke!vishin