[comp.lsi] Amd/Xilinx LCA's

reid@cpswh.cps.msu.edu (Dr Richard J. Reid) (12/13/89)

Does anyone have information about the correspondence
between the configuration-bit-stream bit positions
and the actual memory-cell-enabled switch positions in the
physical layout of the Amd or Xilinx logic cell arrays?

Thanks.