nelson@m.cs.uiuc.edu (11/16/89)
Although I have no experience with the VLSI "real world," I would say that we are looking at a transistor area (for CMOS) on the order of 5%. I would expect the figure for just the logic to be about 2.5%, but highly regular, packed structures such as on-chip cache certainly boosts that number up.