pfeiffer@nmsu.edu (Joe Pfeiffer) (12/20/89)
afgg6490@uxa.cso.uiuc.edu, in <112400016@uxa.cso.uiuc.edu>: | OK, let me make some suggestions for a RISC bus: (neat ideas deleted) | Now I'll go out on a limb. | | (N->infinity) Forget about arbitration fairness. Software can implement | fairness at the process level (eg. by counting blocked bus cycles and | scheduling processes to even them out). I don't like this, since multiple DMAs can get troublesome. How about the Bus Arbitration Tranceiver Manipulation (that's BATMAN) chip that is used by all devices for arbitration implementing the algorithm in hardware? The busier the bus, the more bus cycles it'll wait before trying again. Software programmable for priority, of course. -Joe Pfeiffer.