[comp.lang.vhdl] BIST

hutton@sst.Columbia.NCR.COM (Ed Hutton) (05/10/91)

	Could someone direct me to a source of information on the insertion of
BIST (Built In Self Test) in a VHDL based design environment? I am primarily 
interested in pseudo-random BIST techniques useful for in-circuit test. I am
interested in any on going research and/or commercial test insertion tools.

Thanks,

Ed Hutton
-- 
ed.hutton@ncrcae.Columbia.NCR.COM (Ed Hutton)    
...!uunet!ncrlnk!ncrcae!hutton		...!gatech!hubcap!ncrcae!hutton