[comp.lang.vhdl] concatenations on the left side of assignments

george@ole.UUCP (George Lippincott) (06/14/91)

I would like to thank the people that responded to my last posting
on overloading the assignment operators.

I have another question.  I tried to do the following assignment:

	cout & sum <= a + b + cin;

It seems that this is considered a syntax error because signal assignments
can only be made to static signal names.  My question is why isn't a
concatenation appropriate for the left-hand side of an assignment?  Even
though it is not a name, its width and type can be determined during
elaboration.

Also, this same problem seems to exist for aliases.  I can't declare an
alias for a concatenation of two or more signals.
-- 
-------------------------------------------------------------------------------
George Lippincott      (206) 828-4422       ole!george@beaver.cs.washington.edu
-------------------------------------------------------------------------------
-- 
-------------------------------------------------------------------------------
George Lippincott      (206) 828-4422       ole!george@beaver.cs.washington.edu
-------------------------------------------------------------------------------