[comp.research.japan] Journal of the IPSJ, Vol. 13, No. 2

jacoby@cs.titech.ac.jp (Raymond JACOBY) (12/05/90)

	JOURNAL OF INFORMATION PROCESSING SOCIETY, Vol. 13, Number 2, 1990

				by

		INFORMATION PROCESSING SOCIETY OF JAPAN ( JIPS or IPSJ )
		Hoshina Bldg., 2 - 4 - 2 Azabudai,
		Minato - ku, Tokyo 106, Japan.

[ to appear quarterly ]

Subscription Rate per year( postage covered ) ( as of 1986)
(1) for non-members
	( in Japan ) 6.000 Yen, ( outside of Japan ) 7.000 Yen
(2) members of IPSJ
	( both in and outside of Japan ) 3.000 Yen

Subscription Agent
	Japan Publications Trading Co. Ltd.
	P.O. Box 5030, Tokyo International , Tokyo Japan
	or
	2 - 1, Sarugaku-cho 1-chome, Chiyoda-ku, Tokyo, Japan

CONTENT: Special Issue on "Japanese Microprocessors", pp. 109 - 259.
++++++++

109	Foreword to the Special Issue on Japanese Microprocessors
		by S. Fushimi [ Mitsubishi Electric Corporation ]
		and M. Kitsuregawa [ University of Tokyo ]
110	Overview of 32-bit V-Series Microprocessor
		by Y. Komoto, T. Saito, and K. Mine [ NEC ]
123	Design Philosophy of a High Performance BiCMOS Microprocessor
		by Y. Nakatsuka, T. Hotta, S. Tanaka, T. Bandoh, T. Nakano,
		A. Hotta, T. Moriyama, S. Adachi, and S. Iwamoto [ Hitachi ]
130	32-bit Microprocessors Based on the TRON Architecture Specification
		by K. Sakamura [ University of Tokyo ]
		and T. Enomoto [ Mitsubishi Electric Corporation ]
144	Architecture of an AI Processor Chip ( IP 1704 )
		by M. Saito, T. Aikawa, T. Matoba, M. Okamura, K. Minagawa, 
		and T. Ishii [ Toshiba ]
150	A 64-bit RISC Microprocessor for Parallel Computer systems
		by Y. Tanikawa, K. Kaneko, T. Okamoto, M. Nakajima, Y. Nakakura,
		S. Gokita, J. Nishikawa and H. Kadota [ Matsushita ]
156	A 32-bit LISP Processor for the AI Workstation ELIS
	with a Multiple Programming Paradigm Language TAO
		by Y. Hibino, K. Watanabe, and I. Takeuchi, [ NTT ]
165	Design of the Dataflow Single-Chip Processor EMC-R
		by S. Sakai, Y. Yamaguchi, K. Hiraki, Y. Kodama, and T. Yuba
		[ Electrotechnical Laboratory ]
174	Processor Element Architecture for a Parallel Interface 
	Machine, PIM/p
		by A. Goto (*), T. Shinogi (**), T. Chikayama (*), 
		K. Kumon (**), and A. Hattori (**)
		*  [ Institute of New Generation Computer Technology ( ICOT ) ]
		** [ Fujitsu Limited ]
183	A String Search Processor LSI
		by K. Takahashi, H. Yamada, and M. Hirata [ NEC ]
190	Abstracts from "Transactions of Information Processing Society of 
	Japan"
201	Abstract from the SIG Notes
249	Contents of JOHO SHORI
252	Profiles of Authors
257	Information for Authors
258	Questionnaire

-----------------------------------------------------------------------------
p.s.: JOHO SHORI is the 
		"Transaction of Information Processing Society of Japan"
	all written in Japanese, except the Titles, Author's Name, and
	Affiliation are given in "Romanji".
	[ to appear monthly ] 
p.s.: SIG Notes are the special interest group notes of IPSJ.
=============================================================================

================================================================================
Raymond Jacoby			|UUCP: ...!{hplabs,mcvax,uunet}!
Tokyo Institute of Technology	|		kddlab!cs.titech.ac.jp!jacoby
Dept. of Comp. Sci., Tohma Lab.	|ARPA/CSNET/BITNET: 
Ookayama 2-12-1, Meguro-ku	|	jacoby%cs.titech.ac.jp@relay.cs.net
Tokyo 152 [+81-3-726-1111(2566)]|JUNET: jacoby@cs.titech.ac.jp
          [Fax:  +81-3-729-1399]|
================================================================================
--- end mail ---