distef@eecg.toronto.edu (Eugenia Distefano) (07/13/90)
When the DSP32C is trying to access its on-chip RAM, does the address appear on the external bus? If an external interrupt is asserted during the first cycle of an external memory access, is that access going to be completed before the ISR is invoked? Thanks, -- eugenia