xaandrews@levels.sait.edu.au (12/04/90)
Has anyone got an algorithm for implementing a phase locked loop on a digital signal processor? I am using a DSP-32C DSP chip from AT&T. Thanks in anticipation. David Hichens. --------------