[comp.sys.nsc.32k] MMU

d0np@jupiter.sun.csd.unb.ca (GEMMELL) (03/09/91)

  We are using a ICM3216 for our project course, basically just implementing
virtual memory for XINU.  Does anybody know if the cache is segmented, having
a specified number of entries just for PTB0 or PTB1 entries or is it just 
first come first serve any entry will do.

Any information would be greatly appreciated.  Thanx in advance.

                  _____________________________
                 /                             \
                /-------------------------------\   
               /| Michael Gemmell (d0np@unb.ca) |\
               \| University of New Brunswick   |/
                \-------------------------------/
                 \_____________________________/