mrj@cluster.cs.su.oz.au (Mark James) (06/01/91)
In data books, page mode DRAM accesses are always shown as a sequence of read, write or read-modify-write cycles. Is it possible to arbitrarily interleave reads and writes during the RAS pulse? If so, what is the timing? If not, why not? Mark