[ut.general] Seminar on Computer Architecture and VLSI Tools at Stanford

jayar@utecfa.UUCP (Jonathan Rose SF2202 5036) (06/05/84)

 	        Cider Seminar Series

                      Part CXL

               What's Up at Stanford

                    By Paul Chow

                    Room GB 244

                    Time: 12:05

             Date: Friday June 8, 1984

                      Abstract

   This will be a very  informal  description  of
   various  happenings  and impressions of what's
   happening at Stanford University in  the  area
   of  computer  architecture,  VLSI and whatever
   else you might care to  ask  about.   A  brief
   description  of the next MIPS processor (MIPS-
   X) will also be given.  The goal is to make it
   go  5-10  times  faster  than MIPS which means
   that it will bump into CRAY-1 speeds for "sym-
   bolic  type  problems" (non vector).  The pro-
   ject is just starting.